Design and Implementation of Reconfigurable Video Array Processor Test Platform

Authors

Jiang Lin, 1. College of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China; ;
Feilong He, 2. College of Computer Science, Xi'an University of Posts and Telecommunications, Xi'an 710121, China;
Shan Rui, 1. College of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China; ;
Wang Shuai, 1. College of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China; ;
Haoyue Wu, 1. College of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China; ;
Wu Xin, 1. College of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China; ;

Abstract

Abstract: Aiming at the design requirements of the reconfigurable video array processor and the problem of traditional method testing the video codec system with slow speed, low precision and poor observability. A Qt-based user interface is developed, and a hardware-software co-testing platform based on FPGA is designed and implemented. The platform realizes the data transmission and image reproduction based on the software simulation on the PC side, and the parallel mapping of the video encoding and decoding algorithms based on the reconfigurable video array processor on the FPGA side. The experiment results show that the data can be transmitted correctly between FPGA and PC when the working frequency of the platform is 100 MHz, and the replacement demand of the different test cases can be satisfied when the algorithm is tested, and the experiment has a good observability.

Recommended Citation

Lin, Jiang; He, Feilong; Rui, Shan; Shuai, Wang; Wu, Haoyue; and Xin, Wu (2020) "Design and Implementation of Reconfigurable Video Array Processor Test Platform," Journal of System Simulation: Vol. 32: Iss. 5, Article 5.
DOI: 10.16182/j.issn1004731x.joss.18-0542
Available at: https://dc-china-simulation.researchcommons.org/journal/vol32/iss5/5

First Page

792

Revised Date

2018-11-26

DOI Link

https://doi.org/10.16182/j.issn1004731x.joss.18-0542

Last Page

800

CLC

TP391.9

Recommended Citation

Jiang Lin, He Feilong, Shan Rui, Wang Shuai, Wu Haoyue, Wu Xin. Design and Implementation of Reconfigurable Video Array Processor Test Platform[J]. Journal of System Simulation, 2020, 32(5): 792-800.

DOI

10.16182/j.issn1004731x.joss.18-0542